

# M5L 2101A P, S; P-2, S-2; P-4, S-4

## 1024-BIT (256-WORD BY 4-BIT) STATIC RAM

### DESCRIPTION

This is a family of 256-word by 4-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. These devices operate by a single 5V supply, as does TTL, and are directly TTL-compatible.

### FEATURES

Parameter	M5L2101AP,S-2	M5L 2101AP,S	M5L2101AP,S-4
Access time (max)	250ns	350ns	450ns
Cycle time (min)	250ns	350ns	450ns

- Low power dissipation: 150μW/bit (typ)
- Single 5V supply voltage
- Data holding at 1.5V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Separate data inputs and outputs
- Interchangeable with Intel's 2101A series in pin configuration and electrical characteristics

### APPLICATION

- Small-capacity memory units


### FUNCTION

These devices provide separate data input and output terminals. During a write cycle, when a location is designated by address signals A<sub>0</sub>~A<sub>7</sub> and signal R/W goes low, the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals A<sub>0</sub>~A<sub>7</sub> and R/W goes high, data of the designated address is available at the DO terminal.

When signal CS<sub>1</sub> is high or CS<sub>2</sub> is low, the chip is in the

### PIN CONFIGURATION (TOP VIEW)




Outline 22P1 (M5L 2101AP)  
22S1 (M5L 2101AS)

non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state useful for OR-ties with other output terminals.

When signal OD is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 1.5V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

### BLOCK DIAGRAM



# M5L 2101A P, S; P-2, S-2; P-4, S-4

## 1024-BIT (256-WORD BY 4-BIT) STATIC RAM

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3 ~ 7	V
V <sub>I</sub>	Input voltage		-0.3 ~ 7	V
V <sub>O</sub>	Output voltage		-0.3 ~ 7	V
P <sub>d</sub>	Maximum power dissipation	Ta = 25°C	700	mW
			1000	mW
Topr	Operating free-air ambient temperature range		0 ~ 70	°C
Tstg	Storage temperature range		-40 ~ 125	°C
			-65 ~ 150	°C

### RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 10°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

### ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -200 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 3.5 mA			0.45	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.25 V			10	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> (CS <sub>i</sub> ) = 2.2 V, V <sub>O</sub> = 2.4 V ~ V <sub>CC</sub>			10	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> (CS <sub>i</sub> ) = 2.2 V, V <sub>O</sub> = 0.4 V			-10	μA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	V <sub>I</sub> = 5.25 V (all inputs), output open, Ta = 25°C	30	60	60	mA
C <sub>i</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, f = 1 MHz, 25 mV rms	3	5		pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = GND, f = 1 MHz, 25 mV rms	8	12		pF

Note 1 : Current flowing into an IC is positive; out is negative.

### SWITCHING CHARACTERISTICS (For Read Cycle) (Ta = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted) (Note 2)

Symbol	Parameter	M5L 2101AP, S-2			M5L 2101AP, S			M5L 2101AP, S-4			Unit
		Limits			Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>C(RD)</sub>	Read cycle time	250			350			450			ns
t <sub>a(AD)</sub>	Address access time			250			350			450	ns
t <sub>a(CS)</sub>	Chip select access time			180			180			180	ns
t <sub>a(OD)</sub>	Output disable access time			130			150			150	ns
t <sub>PXZ</sub>	Output disable time (Note 3)			100			100			100	ns
t <sub>dV(AD)</sub>	Data valid time with respect to address	40			40			40			ns

Note 2 : Test conditions : input pulse V<sub>IH</sub> = 2.2 V, V<sub>IL</sub> = 0.8 V, t<sub>r</sub> = t<sub>f</sub> = 20 ns ; reference level = 1.5 V; load = 2TTL, C<sub>L</sub> = 100 pF

Note 3 : t<sub>PXZ</sub> is with respect to CS<sub>i</sub>, CS<sub>2</sub>, or OD, whichever occurs first.


### TIMING REQUIREMENTS (For Write Cycle) (Ta = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 5%, unless otherwise noted) (Note 2)

Symbol	Parameter	M5L 2101AP, S-2			M5L 2101AP, S			M5L 2101AP, S-4			Unit
		Limits			Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>C(WR)</sub>	Write cycle time	170			220			270			ns
t <sub>w(WR)</sub>	Write pulse width	150			200			250			ns
t <sub>SU(AD)</sub>	Address setup time with respect to write	20			20			20			ns
t <sub>wr</sub>	Write recovery time	0			0			0			ns
t <sub>SU(OD)</sub>	Output disable setup time with respect to data in	20			20			20			ns
t <sub>SU(DA)</sub>	Data setup time	100			150			170			ns
t <sub>h(DA)</sub>	Data hold time	0			0			0			ns
t <sub>SU(CS)</sub>	Chip select setup time	150			200			250			ns


1024-BIT (256-WORD BY 4-BIT) STATIC RAM

TIMING DIAGRAMS

Read Cycle



Write Cycle



Note 4 : Hatching indicates the state is unknown.

5 : Indicates that during this period the data out is invalid for this definition of  $t_{dv}(AD)$  and is in the floating state for this definition of  $t_{pxZ}$ .

6 : OD may be kept low for the full cycle except during common input/output operation.

POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranteed only under custom specifications.


Electrical Characteristics (  $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power-down supply voltage		1.5			V
$V_I(\overline{CS}_1)$	Power-down chip select input voltage	$2.2\text{V} \leq V_{CC(PD)} \leq V_{CC}$	2.2			V
		$1.5\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$	$V_{CC(PD)}$			V
$I_{CC(PD1)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 1.5\text{V}$ , all inputs = 1.5V		15	30	mA
$I_{CC(PD2)}$	Power-down supply current from $V_{CC}$	$V_{CC} = 2.0\text{V}$ , all inputs = 2.0V		20	40	mA

Timing Requirements (  $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power-down setup time		0			ns
$t_{R(PD)}$	Power-down recovery time		$t_{c(RD)}$			ns

Timing Diagram




# M5L 2101A P, S; P-2, S-2; P-4, S-4


## 1024-BIT (256-WORD BY 4-BIT) STATIC RAM

### TYPICAL CHARACTERISTICS


**ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE**



**ADDRESS ACCESS TIME VS. LOAD CAPACITANCE**



**DATA INPUT/OUTPUT TRANSFER CHARACTERISTICS**



**SUPPLY CURRENT FROM  $V_{CC}$  VS. SUPPLY VOLTAGE  $V_{CC}$**

